Table 33-14. Processor Bus Input Timing Specifications

Name	Characteristic ¹	Symbol	Min	Max	Unit
В0	CLKOUT	t _{CYC}	12.5	_	ns
Control Inputs					
B1a	Control input valid to CLKOUT high ²	t _{CVCH}	10	_	ns
B1b	BKPT valid to CLKOUT high ³	t _{BKVCH}	10	_	ns
B2a	CLKOUT high to control inputs invalid ²	t _{CHCII}	0	_	ns
B2b	CLKOUT high to asynchronous control input BKPT invalid ³	t _{BKNCH}	0	_	ns
Data Inputs					
B4	Data input (D[31:0]) valid to CLKOUT high	t _{DIVCH}	6	_	ns
B5	CLKOUT high to data input (D[31:0]) invalid	t _{CHDII}	0	_	ns
1					

Timing specifications have been indicated taking into account the full drive strength for the pads.

TEA and TA pins are being referred to as control inputs.

Refer to figure A-19.